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An outline of compact device modelling tools implemented by FOSS tools:1
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An outline of compact device modelling tools implemented by FOSS tools:2
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Qucs-S, QucsStudio and Xyce/MAPP/VAPP/VAlint Verilog-A Compact
modelling tools
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Building compact device models: specify the physical properties of a device
as a set of equations and parameters: introductory example - the static and
dynamic device properties of a semiconductor diode
This choice of device is deliberate because its properties are well known, making
the operation of the modelling tools easier to follow and understand.
(1) Non-linear static Id-Vd characteristics :
Id = IST2 · (exp(Vd/(N · Vt(T2)))) − 1.0) + GMIN · Vd , where
Vd = V (Anode,Cathode),
T1 = TNOM + 273.15,
T2 = TEMP + 273.15,
Vt(T2) = (k · T2)/q,
IST2 = IS · AREA · (T2/T1)XTN/N · exp(−Eg(300)/Vt(T2)),
Eg(T ) = Eg − (7.02e − 4 · T · T )/(1108.0 + T ), here
k is the Boltzmann constant and q the elementary charge. Other physical
parameters have their usual meaning: AREA = 1,N = 1, IS = 1e − 14,
XTI = 3.0,Eg = 1.16,TNOM = 26.85,TEMP = 26.85 and GMIN = 1e − 9.
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Building compact device models with Qucs-S: continued
(2) Reverse breakdown voltage : device model with Qucs-S Equation-Defined
Devices (EDD)
K2 = 1.0/(N · Vt(T2)),K5 = N · Vt(T2), IBVEFF = IBV · AREA
IDBV = −IST2 · (limexp(−BV · K2) − 1.0),
BVEFF = (IBVEFF > IDBV )?BV − K5 · ln(IBVEFF/IDBV ) : BV ,
Id = −IST2 · (limexp(−(BVEFF − Vd) · K2) − 1.0 + BVEFF · K2), where the
breakdown physical parameters have their usual meaning: BV = 4.5, and
IBV = 1e − 3.
(3) Semiconductor diode depletion charge :
Qdep = (Vd >= 0.0)?CJ0T2 · (Vd +P11 ·Vd ·Vd) : P6 · (1− (1−Vd/JT2)P7),
where
CJ0T2 = CJ0 · AREA,P11 = M/(2 · VJ),P6 = (CJ0T2 · VJT2)/P7,
P7 = 1 −M, and
VJT2 = (T2·VJ)/T1−2·Vt(T2)· ln(T2/T1)1.5−((T2·Eg(T1)/T1)−Eg(T2),
where the depletion capacitor physical parameters have their usual meaning:
CJ0 = 1e − 12,VJ = 1.0 and M = 0.5.
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Building compact device models with Qucs-S: compact device modelling
with Equation-Defined Devices (EDD)
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Building compact device models with Qucs-S: compact device modelling
with Equation-Defined Devices (EDD). Diode static and dynamic models
plus noise
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Building compact device models with Qucs-S: compact device modelling
with Equation-Defined Devices (EDD). Typical test data
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Building compact device models with Qucs-S: generating Verilog-A
compact device models
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Building compact device models with Qucs-S: relationships between
schematic symbols and Verilog-A code fragments
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Building compact device models with Qucs-S: MOT-ADMS - introduction
to the basic available Verilog-A subset
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Building compact device models with Qucs-S: MOT-ADMS - introduction
to the basic available Verilog-A subset; continued
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Building compact device models with Qucs-S: MOT-ADMS - introduction
to the basic available Verilog-A subset; continued
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Building compact device models with Qucs-S: generating Verilog-A
compact device models; the original Qucs user controlled construction of
Verilog-A models using static C libraries
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Building compact device models with Qucs: implementing Qucs Verilog-A
compact device models with C++ patches; the model REGISTRATION
process
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Introduction to the Qucs GPL Verilog-A module synthesizer: part I
The Qucs-S-0.0.20 Verilog-A synthesizer is the latest version of this new
open source ECAD tool.
Generated synthesized Verilog-A code is basic and has to be optimized
manually for speed, if required. However, it is expected that in the future
its operation will improve as development of the synthesizer progresses.
The synthesized Verilog-A code can be interchanged by Qucs, QucsStudio,
Xyce and Berkeley MAPP/VAPP.
Synthesized circuits and models can be constructed from the following
Qucs-S/SPICE built in components:
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Introduction to the Qucs GPL Verilog-A module synthesizer: part II
Data flow through the Qucs GPL compact device modelling tool set.
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Introduction to the Qucs GPL Verilog-A module synthesizer: part IV
Synthesis of a SPICE like compact semiconductor diode model: static Id and
dynamic capacitance model plus synthesized Verilog-A module code.
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Introduction to the Qucs GPL Verilog-A module synthesizer: part V
Synthesis of a SPICE like semiconductor diode model: simulated static and
dynamic characteristics.
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Introduction to the Qucs GPL Verilog-A module synthesizer: part VI
Verilog-A synthesis of a SPICE like semiconductor diode model: temperature
effects
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Introduction to the Qucs GPL Verilog-A module synthesizer: part VII
Verilog-A synthesis of a SPICE like semiconductor diode model: simulated
Id − Vd temperature effects.
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Introduction to the Qucs GPL Verilog-A module synthesizer: part VIII
Verilog-A synthesis of semiconductor device shot and flicker noise: EDD
models and Verilog-A module code.
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Introduction to the Qucs GPL Verilog-A module synthesizer: part IX
Verilog-A synthesis of semiconductor device shot and flicker noise: small signal
AC domain simulation data.
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Building SiC compact device models with Qucs-S, QucsStudio,
MAPP/VAPP and Xyce: the model development tool kit
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Building SiC compact device models with Qucs-S, QucsStudio,
MAPP/VAPP and Xyce: model structure
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Building SiC compact device models with Qucs-S, QucsStudio,
MAPP/VAPP and Xyce: the development of a fundamental 4H-SiC
MESFET ”Triquint level 2 (TOM2)” model
 TOM2
  core
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Building SiC compact device models with Qucs-S, QucsStudio,
MAPP/VAPP and Xyce: the development of a fundamental 4H-SiC
MESFET ”Triquint level 2 (TOM2)” model; improvements and limitations
Improvements: extending, for example, the TOM2 model to improve I/V
characteristics, include dynamic model charge properties, add thermal
effects and electrical noise is straight forward provided model Verilog-A
module code is written in the ADMS Verilog-A subset.
Limitations: ADMS performance is limited by a number of features; 1. the
generated backend differential code is very large leading to poor simulation
times, 2. ADMS has node collapsing problems, 3. ADMS is written in
XSLT making its code difficult to understand and maintain, 4. ADMS has
no support for current branches and 5. very poor documentation.
Industrial level compact Verilog-A device models are normally written in a
much larger subset of Verilog-A, often resulting in model failure when
compiled with ADMS.
Future model development: For industrial grade compact modelling of
electrical and multi-physics systems requires a reliable an much improved
software tool - hence move Qucs-S compact model development to the
Berkeley MAPP and VAPP tools. These have been under continuous
development over the last six years as part of the NEEDS NonoHUB
project and have been released under the open source GPL licence.
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Building SiC compact device models with Qucs-S, QucsStudio,
MAPP/VAPP and Xyce: Moving forward - merging MAPP/VAPP and
XYCE within the Qucs-S framework
The release of the advanced Xyce parallel circuit simulator under the GPL
licence has made available to the wider compact modelling community a
package with significant new simulation facilities.
By combining the Xyce circuit simulator with the new Berkeley ”Modelling
and algorithm prototyping platform, under the GPL licence, the available
compact modelling tool set has been ”future proofed” for the foreseeable
future.
Release of the latest stable version of Qucs-S in October 2017 has
triggered work on merging MAPP/VAPP (coupled with Xyce) within the
Qucs-S framework.
The remaining slides in this presentation report on the work done so far to
achieve the merger of MAPP/VAPP and Xyce with Qucs-S. An indication
of future plans are also introduced and a number of SiC modelling
examples are outlined.
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Using the Berkeley model and algorithm prototyping platform within the
Qucs-S framework: compact device model development with MAPP and
VAPP; part 1
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Using the Berkeley model and algorithm prototyping platform within the
Qucs-S framework: compact device model development with MAPP and
VAPP;part 2
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Using the Berkeley model and algorithm prototyping platform within the
Qucs-S framework: compact device model development with MAPP and
VAPP;part 3
  
                                                                                             Octave output window
Qucs-S editor window
Octave input command line
MAPP and VAPP Octave functions and scripts 32 / 40
Using the Berkeley model and algorithm prototyping platform within the
Qucs-S framework: compact device model development with MAPP and
VAPP;part 4
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Using the Berkeley model and algorithm prototyping platform within the
Qucs-S framework: compact device model development with MAPP and
VAPP;part 5
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Using the Berkeley model and algorithm prototyping platform within the
Qucs-S framework: compact device model development with MAPP and
VAPP;part 6
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Using the Berkeley model and algorithm prototyping platform within the
Qucs-S framework: compact device model development with MAPP and
VAPP; high power SiC MOS model
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Using the Berkeley model and algorithm prototyping platform within the
Qucs-S framework: Plans for the future
Increased integration of Qucs-S with MAPP, VAPP and
Xyce.
Improvements in MAPP support: new component models,
better tabular output data and Octave/MATLAB
visualization.
Implementation of Xyce compiled MNA DAE models:
Integration of Xyce with MAPP, VAPP and Qucs-S via
ModSpec-C++API.
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Verilog-A compact modelling of SiC devices with Qucs-S, QucsStudio and
MAPP/Octave FOSS tools: download links
Qucs-S: Download links —The latest stable release is
Qucs-0.0.20. It is based on stable release Qucs-0.0.19.
Documentation can be found at readthedocs.io. Source tarball
qucs-s-0.0.20.tar.gz at Github repository. Debian repository
(32 and 64 bit), built with openSUSE OBS: Debian 9
”Stretch”, Debian 8 ”Jessy”, Debian 7 ”Wheezy”, Ubuntu
14.04 and 16.04. RPM Packages (32 and 64 bit) for CentOS
and Fedora-24, 25, and 26. Windows installer (Zipped EXE):
qucs-s-0.0.20-setup.zip.
Xyce: Download and documentation from
https://xyce.sandia.gov/.
MAPP/VAPP: Download from
https://github.com/jaijeet/MAPP, see also
http://draco.eecs.berkeley.edu/mapptiki/tiki-index.php.
Octave: https://www.gnu.org/software/octave/.
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Verilog-A compact modelling of SiC devices with Qucs-S, QucsStudio and
MAPP/Octave FOSS tools: references; part1 Qucs-S
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Verilog-A compact modelling of SiC devices with Qucs-S, QucsStudio and
MAPP/Octave FOSS tools: references; part2 Berkeley MAPP/VAPP
MAPP: A Platform for Prototyping Algorithms and Models Quickly and Easily Tianshi Wang, Aadithya V.
Karthik, Bichen Wu, and Jaijeet Roychowdhury (invited paper) in Proceedings of IEEE International
Conference on Numerical Electromagnetic and Multiphysics Modeling and Optimization (NEMO), Aug 2015.
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